

07-19-00

A

Please type a plus sign (+) inside this box → ☐PTO/SB/05 (1/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.**UTILITY
PATENT APPLICATION
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 462-99-004

First Inventor or Application Identifier Griffin

Title System For Increasing Digital Data Demodulator Synchronization Timing
Resolution Using Training Sequence Correlation Values

Express Mail Label No. EL447329532US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO:

Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

1. ☒ *Please charge the fees indicated on the attached fee transmittal and credit overpayments or charge any and all fees due throughout the pendency of this application to Deposit Account No. 01-1125.

2. ☒ Specification [Total Pages] 26
(preferred arrangement set forth below)

- Descriptive title of the Invention
- Cross References to Related Applications
- Statement Regarding Fed sponsored R & D
- Reference to Microfiche Appendix
- Background of the Invention
- Brief Summary of the Invention
- Brief Description of the Drawings (if filed)
- Detailed Description
- Claim(s)
- Abstract of the Disclosure

3. ☐ 6 Drawing(s) (35 U.S.C. 113) [Total Sheets] 6

4. Oath or Declaration [Total Pages]

- a. ☐ Newly executed (original or copy)
- b. ☐ Copy from a prior application (37 C.F.R. § 1.63(d))
(for continuation/divisional with Box 17 completed)
[Note Box 5 below]
- i. ☐ DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

5. ☐ Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered to be part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

6. ☐ Microfiche Computer Program (Appendix)

7. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)

- a. ☐ Computer Readable Copy
- b. ☐ Paper Copy (identical to computer copy)
- c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☐ Assignment Papers (cover sheet & document(s))
9. ☐ 37 C.F.R. §3.73(b) Statement ☐ Power of Attorney
(when there is an assignee)
10. ☐ English Translation Document (if applicable)
11. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
14. ☐ * Small Entity Statement(s) ☐ Statement filed in prior application, Status still proper and desired
(PTO/SB/09-12)
15. ☐ Certified Copy of Priority Document(s)
(if foreign priority is claimed)
16. ☒ Other: Unsigned Declaration

* A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon.

17. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

- ☒ Continuation ☐ Divisional ☐ Continuation-in-part (CIP)

of prior application No: 60/144,888

Prior application information: Examiner Unknown

Examiner Group / Art Unit: Unassigned

18. CORRESPONDENCE ADDRESS

- ☒ Customer Number or Bar Code Label

000128

(Insert Customer No. or Attach bar code label here)

or ☐ Correspondence address below

Name	Jeanne C. Suchodolski				
	Honeywell International Inc.				
Address	101 Columbia Road, P. O. Box 2245				
City	Morristown	State	NJ	Zip Code	07962
Country	USA	Telephone	(425) 885-8509	Fax	(425) 885-8797

Name (Print/Type)	Jeanne C. Suchodolski	Registration No. (Attorney/Agent)	34,936
Signature		Date	7/18/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Express Mail Label No. EL447329532US

PATENT APPLICATION

**“SYSTEM FOR INCREASING DIGITAL DATA DEMODULATOR
SYNCHRONIZATION TIMING RESOLUTION USING TRAINING
SEQUENCE CORRELATION VALUES”**

Inventor(s):

GRIFFIN, Grant R.
11223 W. 99th Place
Overland Park, KS 66214

Assignee:

Honeywell International Inc.
Morristown, New Jersey

Entity:

Large

TITLE

SYSTEM FOR INCREASING DIGITAL DATA
DEMODULATOR SYNCHRONIZATION TIMING RESOLUTION USING
TRAINING SEQUENCE CORRELATION VALUES

5

CROSS-REFERENCE TO RELATED APPLICATION

This application claims the benefit of provisional application no.
60/144,888 filed July 21, 1999.

10

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a system for demodulating digital data.
More particularly, the present invention improves the synchronization resolution
15 timing for a class of digital data demodulators that use a training sequence, or
preamble, to synchronize the demodulator's symbol sampling timing with the
received signal's symbol timing. The system exploits the relationships among
correlation values to determine if a fractional sample delay is to be inserted in the
demodulator's symbol sampling timing. The system also determines how much of
20 a fractional sample delay should be used, and then it implements the delay.

2. Description of the Related Art

When modulated data is transmitted and received, the timing of the
transmitter and the receiver are arbitrary. The quality of the demodulated data is

dependent upon the ability to synchronize the demodulator's symbol sampling timing with the symbol timing of the received signal. Intersymbol interference (ISI) occurs when the demodulator's symbol sampling timing is not perfectly aligned (synchronized) with the symbol timing of the received signal. This ISI results in errors in the demodulation process and reduces the quality of the demodulated data.

In certain known digital data demodulators, it is useful for the received data to contain a training sequence, or preamble, which "trains" the demodulator on the important characteristics of the signal. The training sequence increases the quality of the demodulation process by synchronizing the demodulator's symbol sampling timing with the received signal's symbol timing, thereby decreasing the effect of ISI. Therefore, demodulators are often implemented using a sampling rate of N signal samples per data symbol so that the demodulator's symbol sampling timing can be synchronized on any of the N samples. Thus, when the sample nearest to the ideal timing is chosen, the demodulation timing will always be accurate to within $\pm 1/(2N)$ of a symbol period.

As larger values of N are used to increase the sampling rate, the timing resolution available increases, and the amount of ISI due to imperfect symbol sampling timing becomes negligible. However, as the sampling rate N is increased, the processing load also is increased, which generally increases the hardware requirements for performing the processing. Therefore, the designer must trade the increase in demodulator performance made possible by increasing the sampling rate N against the resulting increase in implementation complexity and cost.

There is a need, therefore, to provide a system capable of increasing the synchronization resolution timing without a corresponding increase in complexity and cost.

5

SUMMARY OF THE INVENTION

It is a general object of the present invention to provide a system for performing digital data demodulation that overcomes the disadvantages of the conventional methods.

It is another object of the present invention to provide a system for
 10 performing digital data demodulation that improves the synchronization timing resolution of a digital data demodulator to a fraction of a signal sample period, in order to increase the effective synchronization timing resolution without having to increase the sampling rate N .

The system of the present invention examines characteristics of the
 15 "correlation curve," a curve based on correlation values determined by correlating a reference training sequence with the received data at various sample-index offsets. The relationship between the values is then exploited to determine if a fractional sample delay is needed and to determine the amount of that fractional sample delay. The delay is then implemented using an interpolation algorithm.

20 In accordance with the objects described above, one aspect of the present invention relates to a demodulator for demodulating digital data. The demodulator includes a receiver for receiving a digital data signal, a determining device to determine if a fractional sample delay added to a demodulator's symbol sampling timing would improve synchronization timing, an implementing device

implementing the fractional sample delay if the determining device determines that a fractional sample delay would improve the demodulation synchronization timing, and a demodulating device for demodulating the digital data signal.

In another aspect of the present invention, the determining device of the
5 above demodulator includes an algorithm that exploits the geometry of a correlation curve to determine if a fractional sample delay would improve the demodulation synchronization timing.

In yet another aspect of the present invention, the algorithm of the above determining device includes comparing first and last correlation values of the
10 correlation curve that exceed a threshold value, and in still another aspect of the present invention, the algorithm of the above determining device includes counting correlation values of the correlation curve that exceed a threshold value. In both of these aspects, the determining device may also further determine an amount of fractional sample delay necessary to improve the demodulation synchronization
15 timing.

In still another aspect of the present invention, the implementing device of the above demodulator includes an interpolation filter that implements the fractional sample delay through the steps of (i) multiplying first and second samples of each pair of input samples by respective coefficients to obtain two
20 fractional values, and (ii) summing the fractional values.

Another aspect of the present invention relates to a method for demodulating digital data. The method includes the steps of receiving a digital data signal, determining if a fractional sample delay added to a demodulator's symbol sampling timing would improve synchronization timing, implementing the

fractional sample delay if it is determined in the determining step that a fractional sample delay would improve the demodulation synchronization timing, and demodulating the digital data signal.

According to yet another aspect of the present invention, the determining
5 step of the above method includes an algorithm that determines if a fractional sample delay would improve the demodulation synchronization timing. The algorithm includes exploiting the geometry of a correlation curve and may compare first and last correlation values of the correlation curve that exceed a threshold value or may count correlation values of the correlation curve that
10 exceed a threshold value.

According to another aspect of the present invention, the determining step of the above method may also include determining an amount of fractional sample delay necessary to improve the demodulation synchronization timing.

In yet another aspect of the present invention, the implementing step of the
15 above method includes an interpolation filter that implements the fractional sample delay by performing the steps of (i) multiplying first and second samples of each pair of input samples by respective coefficients to obtain two fractional values, and (ii) summing the fractional values.

In another aspect of the present invention, a digital circuit is provided for
20 implementing any of the methods discussed above.

In yet another aspect of the present invention, a processor is provided for implementing any of the methods discussed above.

Another aspect of the present invention relates to computer executable code for implementing a method for demodulating digital data. The computer executable code is for executing the steps of any of the methods discussed above.

In still another aspect of the present invention, a computer readable
5 medium is provided for storing the computer executable code discussed above.

These and other aspects, objects, and features of the present invention will become apparent from the following detailed description of the preferred embodiments, read in conjunction with, and reference to, the accompanying drawings.

10

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a graph showing a correlation curve for a perfectly aligned sampling having zero delay;

Figure 2 is a graph showing a correlation curve for a sampling having a $\frac{1}{2}$
15 sample timing error;

Figure 3 is a block diagram showing a system for implementing a fractional sample delay;

Figure 4 is a flowchart showing the system operation according to a first embodiment of the present invention;

20 Figure 5 is a flowchart showing the system operation according to a second embodiment of the present invention; and

Figure 6 is a block diagram showing a system for implementing a fractional sample delay of $\frac{1}{2}$ sample.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

To reduce hardware costs, it is preferred to use the smallest sampling rate N that provides the needed amount of resolution. Therefore, it would be preferred to use a small sampling rate N if it is somehow possible to achieve the timing resolution equal to that of a larger N. To reduce the sampling rate N without reducing the resolution, a fractional sample delay is employed in the present invention. Such a fractional sample delay method has two elements: (1) a determination of whether a fractional sample delay is needed, and (2) an implementation of that fractional delay. The determination step also includes a determination of the amount of fractional sample delay. The present invention implements these two elements for digital data demodulators whose signals employ a training sequence.

One exemplary application for this system is in the demodulator of a VHF Digital Link (VDL) Mode 2 receiver. Using 8 samples per symbol ($N = 8$), for example, the maximum timing error of $\frac{1}{2}$ sample ($1/16$ of a symbol time) may degrade the error-rate performance of the system. However, if the signal can be selectively delayed by $\frac{1}{2}$ sample (a fractional sample delay), then there is a maximum timing error of $\frac{1}{4}$ sample ($\frac{1}{2} \times \frac{1}{2}$), which is equivalent to the resolution of a sampling rate of 16 samples per symbol ($N = 16$). A timing error of $\frac{1}{4}$ sample ($1/32$ of a symbol) provides better quality and performance than the timing error of $\frac{1}{2}$ sample. Therefore, in this example, only the implementation of either a zero or $\frac{1}{2}$ fractional sample delay is required, depending on the actual timing of the incoming signal with respect to the demodulator's sampling clock.

The system according to the present invention consists of two basic elements: (1) a device, such as, for example, a processor executing software or a digital or analog circuit, to determine whether or not a fractional sample delay is needed, and (2) a device, such as, for example, a processor executing software or a digital or analog circuit, to implement the fractional sample delay.

Part 1, the determination step, of the system relies on the use of a "training sequence" (or preamble) in the transmitted signal. In the VDL Mode 2 application (as in many digital data signals), each transmission begins with a predefined training sequence that allows the receiver to (1) identify the signal as a valid VDL Mode 2 signal and (2) synchronize the demodulator's symbol sampling timing to the received signal's symbol timing.

To detect the training sequence of the received signal, incoming data samples are correlated with the 16 known VDL training sequence symbols to obtain correlation values that exceed a certain threshold. The threshold value is determined for each application to capture the resolution available on the slope of the correlation curve without introducing the noise associated with the correlation values at the extremes of the correlation curve. If the correlation process does not produce correlation values that are above the threshold value, then the demodulation process stops because the signal is too noisy (too weak) to be demodulated. The correlation process may be performed by a correlator device, i.e., hardware containing the circuitry for performing the correlation process.

The result of the correlation process, as a function of offset within a symbol, is a "dome shaped" correlation curve similar to those shown in Figures 1 and 2. True synchronization (i.e., perfect timing between the demodulator's

symbol sampling timing and the received signal's symbol timing) occurs at the center of the curve, where the correlation is highest. The correlation curve is relatively flat near its center, but it slopes off quickly on each side as the correlations move $\frac{1}{2}$ symbol (4 samples in the example of $N=8$) toward the edge of the symbol that aligns with the training sequence.

Figure 1 shows an example correlation curve for the case of "zero delay," i.e., in the case where the input signal's timing is perfect relative to the demodulator's symbol sampling clock. Figure 2 shows an example correlation curve for the case of a "1/2 sample delay," i.e., in the case where the input signal is mis-timed with the demodulator's symbol sampling clock by $\frac{1}{2}$ of a sample period. Although the overall shapes of the two curves are similar, the offset of each shape relative to its correlation values is different. Furthermore, the ideal synchronization time may be between two points on the graph, and an interpolation algorithm is necessary to synchronize to the ideal point.

In the present invention, the geometry of the correlation curves is exploited to determine the fractional sample timing delay necessary to improve synchronization. Various geometric interpretations of these correlation curves form the basis for algorithms which distinguish the zero-delay case from the fractional sample delay case, in order to control insertion of the fractional sample delay (a $\frac{1}{2}$ sample delay, for example). The present invention uses the correlation curves to determine when to insert a fractional sample delay and to determine the necessary amount of fractional sample delay.

Part 2 of the system according to the present invention is the implementation of the fractional sample delay. For example, when a $\frac{1}{2}$ sample

delay is needed, it is implemented as simply the average of every pair of incoming samples. This operation can be described as a “running average filter” or an “interpolation filter.” In effect, the first and second of each pair of input samples are multiplied by coefficients of 0.5 and 0.5, respectively, and the results are
 5 summed together. This example implements a fractional sample delay of $\frac{1}{2}$ sample.

Figure 3 is a block diagram of a system for implementing a fractional sample delay according to the present invention. A correlator 2 correlates the signal samples received by a receiver with a reference training signal to produce
 10 correlation values. A verification device 4, such as a processor, selects only those correlation values that are above the threshold value. A determination device 6, such as a processor, determines if a fractional sample delay is needed and calculates the required fractional sample delay using the correlation values that exceed the threshold value. An implementation device 8 then implements the
 15 fractional sample delay, when necessary, and the data is sent to a demodulating device (not shown), such as a processor executing software or a digital or analog circuit, for demodulating.

In a literal sense, the symbol sampling timing can only be delayed by a whole sample. However, for example, a fractional sample delay can be effectively
 20 implemented by blending part of a delayed sample with part of the current sample. For a delay of “d,” the previous sample is multiplied by d and summed with the current sample multiplied by (1 - d), as follows:

$$\text{fractional_delayed_sample} = d * \text{previous_sample} + (1 - d) * \text{current_sample}$$

The above equation works for the range of $0.0 < d < 1.0$. However, the present invention operates in the range of -0.5 to 0.5.

To cover the case of "negative" delays (not shown in Figure 3), the synchronization reference is simply moved ahead by one whole sample, which introduces a constant -1.0 delay. Then, positive delays (as above), are added to the -1.0 delay to cover the negative range of -0.5 to 0.0.

In a first embodiment of the present invention, the endpoints of the correlation curve are used to determine if a fractional sample delay is necessary. This embodiment will be discussed with reference to Figure 4. First, the correlation values are generated by correlating the received signal with the reference training sequence, Step S102. Then, for all correlation values above the threshold value, the first correlation value in a sample period is compared to the last correlation value in the sample period, Step S104. If the first correlation value is smaller than the last correlation value, then the process proceeds to Step S108 where the digital data is demodulated without the addition of a fractional sample delay. If the first correlation value is larger than the last correlation value, then the process proceeds to Step S106 where a fractional sample delay is added to the demodulator's symbol sampling timing. After adding the fractional sample delay, the digital data is demodulated in Step S108.

For example, for a threshold value of 80, an examination of the correlation curves in Figures 1 and 2 shows that the first correlation value is lower than the last correlation value in Figure 1, where the demodulator's symbol sampling timing is perfectly aligned to the received signal's symbol timing. The opposite is true for the correlation curve of Figure 2, where the demodulator's symbol

sampling timing is $\frac{1}{2}$ sample delayed from the received signal's symbol timing.

This fact is one of the various geometric interpretations of these curves that forms the basis for algorithms which distinguish the zero-delay case from the fractional sample delay case, in order to control insertion of the fractional sample delay ($\frac{1}{2}$ sample in this example). In this example, when the first correlation value is lower than the last correlation value, as in Figure 1, then a fractional sample delay is not necessary. When the first correlation value is higher than the last correlation value, as in Figure 2, then a fractional sample delay is added to the demodulator's symbol sampling timing to better align the demodulator's symbol sampling timing with the received signal's symbol timing. The fractional sample delay increases the sampling resolution without increasing the sampling rate N.

In a second embodiment of the present invention, another geometric interpretation of the correlation curves is used to form the basis for an algorithm that distinguishes the zero-delay case from the fractional sample delay case, in order to control insertion of the fractional sample delay ($\frac{1}{2}$ sample, for example). In the second embodiment, the number of correlation values above a threshold value are determined. Then, a fractional sample delay is added if the determined number of correlation values above the threshold value is either odd or even, depending on the application. In experimenting with simulations, this embodiment was the most effective algorithm for implementing the method of the present invention.

The second embodiment will be discussed with reference to Figure 5. First, the correlation values are generated in step S112 by correlating the received signal with the reference training sequence. The number of correlation values per symbol

period that are above the threshold value are counted in step S114. In step S116, it is determined whether the number of values counted in step S114 is odd or even. If the number of values counted in step S114 is even, then the process proceeds to step S120, and the digital data is demodulated without the addition of a fractional sample delay. If the number of values counted in step S114 is odd, then, in step S118, a fractional sample delay is added to the demodulator's symbol sampling timing before the digital data is demodulated in step S120.

For example, using a threshold value of 205, it can be determined from Figure 1 that six of the correlation values are above the threshold value. Thus, an even number of correlation values are above the threshold value when the demodulator's symbol sampling timing is perfectly aligned with the received signal's symbol timing. Figure 2 shows that five of the correlation values are above the threshold value of 205 when the demodulator's symbol sampling timing is $\frac{1}{2}$ sample delayed from the received signal's symbol timing. Thus, an odd number of correlation values are above the threshold value when the demodulator's symbol sampling timing is $\frac{1}{2}$ sample delayed with the received signal's symbol timing. Therefore, a fractional sample delay ($\frac{1}{2}$ sample in this example) is added when the number of correlation values above the chosen threshold value is an odd number.

Whether or not a fractional sample delay is added when the number of correlation values exceeding the threshold value is odd or even is determined by the threshold value in relation to the application's correlation curve. For certain threshold values, a fractional sample delay may be added if the number of exceeding values is odd. For other threshold values, a fractional sample delay may

be added if the number of exceeding values is even. The threshold value must be determined for each application, and that threshold value determines whether the demodulator's symbol sampling timing is aligned with the received signal's symbol timing when the number of exceeding values is odd or even.

5 Figure 6 is a block diagram of a system for implementing a fractional sample delay of $\frac{1}{2}$ sample according to the present invention. A correlator 2 correlates the received signal samples with a reference training signal to produce correlation values. A verification device 4, such as a processor, selects only those correlation values that are above the threshold value. In the example of this
10 system, the determination device 6 includes items 6A and 6B corresponding to embodiments 1 and 2, discussed above. When determined by either determination device 6A or 6B that a $\frac{1}{2}$ sample delay is necessary, the implementation device 8A adds the $\frac{1}{2}$ sample delay to the demodulator's symbol sampling timing.

 The present invention is not limited to a fractional sample delay of $\frac{1}{2}$
15 sample. Other coefficient values may be used in the interpolation filter to implement other delay periods. For example, coefficient values of 1.0 and 0.0, respectively, implement a fractional sample delay of zero samples, and coefficient values of 0.0 and 1.0, respectively, implement a fractional sample delay of one sample. Other combinations of coefficients can be used to implement any desired
20 fractional sample delay.

 In experimenting with simulations, various algorithms to distinguish the zero and fractional sample delay cases were tested. The most effective method is to simply determine whether an even or odd number of correlation values exceeded a certain threshold value. Simulations show that in cases where a fractional sample

delay of $\frac{1}{4}$ or $\frac{1}{2}$ was added to the demodulator's symbol sampling timing, the performance of the simulated system was very similar to its performance with zero delay, i.e., when the demodulator's symbol sampling timing is perfectly aligned to the received signal's symbol timing. In other words, a compensated system with

5 the fractional sample delay implemented worked as well as a simulated system with no delay.

Although the examples, along with Figures 1 and 2, discussed herein represent a system of the present invention that is designed to include/exclude a $\frac{1}{2}$ sample delay as a mitigation for too-coarse sample timing, the basic elements of

10 using the shape of the correlation curve to determine the fractional sample delay required, then implementing that delay with a sample interpolation method can be generalized. For example, the present invention could be extended to select and implement a ± 0 , $\frac{1}{4}$, or $\frac{1}{2}$ fractional sample delay, or even to calculate and implement a "continuous" range of sample delays. Any sample delay between –

15 0.5 and 0.5 can be implemented with the present invention. A sample delay of greater than 0.5, or less than -0.5, is equivalent to a corresponding fractional sample delay between -0.5 and 0.5, after adjusting the synchronization reference sample index by one. For example, a sample delay of 0.75 is the equivalent of a -0.25 sample delay after moving the synchronization reference index back by one.

20 In the case of a continuous fractional sample delay, the fractional sample delay determined by the algorithm is always implemented, even though that delay may be negligible. Furthermore, the present invention is not limited to the demodulator of a VDL Mode 2 receiver. Rather it can be used in any digital data demodulator which employs a training sequence.

It is preferable to use the present invention with computer hardware that performs the processing and implementing functions. As will be appreciated by those skilled in the art, the systems, methods, and procedures described herein can be embodied in a programmable computer, computer executable software, or
5 digital or analog circuitry. The software can be stored on computer readable media, for example, on a floppy disk, RAM, ROM, a hard disk, removable media, flash memory, memory sticks, optical media, magneto-optical media, CD-ROMs, etc. The digital circuitry can include integrated circuits, gate arrays, building block logic, field programmable gate arrays (FPGA), etc.

10 Although specific embodiments of the present invention have been described above in detail, it will be understood that this description is merely for purposes of illustration. Various modifications of, and equivalent steps corresponding to, the disclosed aspects of the preferred embodiments, in addition to those described above, may be made by those skilled in the art without departing
15 from the spirit of the present invention defined in the following claims, the scope of which is to be accorded the broadest interpretation so as to encompass such modifications and equivalent structures.

I CLAIM:

1. A demodulator for demodulating digital data, comprising:
a receiver for receiving a digital data signal;
a determining device to determine if a fractional sample delay added to a
5 demodulator's symbol sampling timing would improve synchronization timing;
an implementing device implementing the fractional sample delay if said
determining device determines that a fractional sample delay would improve the
demodulation synchronization timing; and
a demodulating device for demodulating the digital data signal.
10
2. A demodulator for demodulating digital data according to Claim 1,
wherein said determining device comprises an algorithm that determines if a
fractional sample delay would improve the demodulation synchronization timing.
- 15 3. A demodulator for demodulating digital data according to Claim 2,
wherein the algorithm comprises exploiting the geometry of a correlation curve to
determine if a fractional sample delay would improve the demodulation
synchronization timing.
- 20 4. A demodulator for demodulating digital data according to Claim 3,
wherein the algorithm further comprises comparing first and last correlation values
of the correlation curve that exceed a threshold value.

5. A demodulator for demodulating digital data according to Claim 3, wherein the algorithm further comprises counting correlation values of the correlation curve that exceed a threshold value.

5 6. A demodulator for demodulating digital data according to Claim 4, wherein said determining device further determines an amount of fractional sample delay necessary to improve the demodulation synchronization timing.

10 7. A demodulator for demodulating digital data according to Claim 5, wherein said determining device further determines an amount of fractional sample delay necessary to improve the demodulation synchronization timing.

15 8. A demodulator for demodulating digital data according to Claim 1, wherein the fractional sample delay is in the range of -0.5 to 0.5 .

 9. A demodulator for demodulating digital data according to Claim 8, wherein the fractional sample delay is selected from the group consisting of $\pm \frac{1}{4}$ and $\frac{1}{2}$.

20 10. A system for demodulating digital data according to Claim 1, wherein said implementing device comprises an interpolation filter that implements the fractional sample delay.

11. A demodulator for demodulating digital data according to Claim 10, wherein the interpolation filter comprises the steps of (i) multiplying first and second samples of each pair of input samples by respective coefficients to obtain two fractional values, and (ii) summing the fractional values.

5

12. A demodulator for demodulating digital data according to Claim 11, wherein said implementing device uses respective coefficients of 0.5 and 0.5 to implement a fractional sample delay of $\frac{1}{2}$ sample.

10 13. A demodulator for demodulating digital data according to Claim 11, wherein said implementing device uses respective coefficients of 1.0 and 0.0 to implement a fractional sample delay of 0 samples.

14. A demodulator for demodulating digital data according to Claim 1,
15 wherein said demodulator comprises the demodulator portion of a VDL Mode 2 receiver.

15. A method for demodulating digital data, comprising the steps of:
- receiving a digital data signal;
- determining if a fractional sample delay added to a demodulator's symbol
- sampling timing would improve synchronization timing;
- 5 implementing the fractional sample delay if it is determined in said
- determining step that a fractional sample delay would improve the demodulation
- synchronization timing; and
- demodulating the digital data signal.
- 10 16. A method for demodulating digital data according to Claim 15,
- wherein said determining step comprises an algorithm that determines if a
- fractional sample delay would improve the demodulation synchronization timing.
- 15 17. A method for demodulating digital data according to Claim 16,
- wherein the algorithm comprises exploiting the geometry of a correlation curve to
- determine in said determining step if a fractional sample delay would improve the
- demodulation synchronization timing.
- 20 18. A method for demodulating digital data according to Claim 17,
- wherein the algorithm further comprises comparing first and last correlation values
- of the correlation curve that exceed a threshold value.

19. A method for demodulating digital data according to Claim 17,
wherein the algorithm further comprises counting correlation values of the
correlation curve that exceed a threshold value.

5 20. A method for demodulating digital data according to Claim 18,
wherein said determining step further comprises determining an amount of
fractional sample delay necessary to improve the demodulation synchronization
timing.

10 21. A method for demodulating digital data according to Claim 19,
wherein said determining step further comprises determining an amount of
fractional sample delay necessary to improve the demodulation synchronization
timing.

15 22. A method for demodulating digital data according to Claim 15,
wherein the fractional sample delay is in the range of -0.5 to 0.5 .

23. A method for demodulating digital data according to Claim 22,
wherein the fractional sample delay is selected from the group consisting of $\pm \frac{1}{4}$
20 and $\frac{1}{2}$.

24. A method for demodulating digital data according to Claim 15,
wherein said implementing step comprises an interpolation filter that implements
the fractional sample delay.

25. A method for demodulating digital data according to Claim 24,
wherein the interpolation filter comprises the steps of (i) multiplying first and
second samples of each pair of input samples by respective coefficients to obtain
5 two fractional values, and (ii) summing the fractional values.

26. A method for demodulating digital data according to Claim 25,
wherein a fractional sample delay of 0 samples is implemented in said
implementing step by using respective coefficients of 1.0 and 0.0.

10

27. A method for demodulating digital data according to Claim 25,
wherein a fractional sample delay of $\frac{1}{2}$ sample is implemented in said
implementing step by using respective coefficients of 0.5 and 0.5.

15

28. A method for demodulating digital data according to Claim 15,
wherein a VDL Mode 2 radio receiver is provided for implementing the method.

29. A method for demodulating digital data according to Claim 15,
wherein a digital circuit is provided for implementing the method.

20

30. A method for demodulating digital data according to Claim 15,
wherein a processor is provided for implementing the method.

31. Computer executable code for implementing a method for demodulating digital data, said code for executing the steps comprising:

receiving a digital data signal;

determining if a fractional sample delay added to a demodulator's symbol

5 sampling timing would improve synchronization timing;

implementing the fractional sample delay if it is determined in said

determining step that a fractional sample delay would improve the demodulation synchronization timing; and

demodulating the digital data signal.

10

32. Computer executable code for implementing a method for demodulating digital data according to Claim 31, wherein said determining step comprises an algorithm that determines if a fractional sample delay would improve the demodulation synchronization timing.

15

33. Computer executable code for implementing a method for demodulating digital data according to Claim 32, wherein the algorithm comprises exploiting the geometry of a correlation curve to determine in said determining step if a fractional sample delay would improve the demodulation synchronization
20 timing.

34. Computer executable code for implementing a method for demodulating digital data according to Claim 33, wherein the algorithm further comprises comparing first and last correlation values of the correlation curve that exceed a threshold value.

5

35. Computer executable code for implementing a method for demodulating digital data according to Claim 33, wherein the algorithm further comprises counting correlation values of the correlation curve that exceed a threshold value.

10

36. Computer executable code for implementing a method for demodulating digital data according to Claim 34, wherein said determining step further comprises determining an amount of fractional sample delay necessary to improve the demodulation synchronization timing.

15

37. Computer executable code for implementing a method for demodulating digital data according to Claim 35, wherein said determining step further comprises determining an amount of fractional sample delay necessary to improve the demodulation synchronization timing.

20

38. Computer executable code for implementing a method for demodulating digital data according to Claim 31, wherein said implementing step comprises an interpolation filter that implements the fractional sample delay.

39. Computer executable code for implementing a method for demodulating digital data according to Claim 38, wherein the interpolation filter comprises the steps of (i) multiplying first and second samples of each pair of input samples by respective coefficients to obtain two fractional values, and (ii) summing the fractional values.

40. Computer executable code according to Claim 30, wherein a computer readable medium is provided for storing the computer executable code.

41. A method for demodulating digital data, comprising the steps of:
 receiving a digital data signal;
 determining an amount of fractional sample delay to be added to a demodulator's symbol sampling timing;
 implementing the fractional sample delay; and
 demodulating the digital data signal.

42. A demodulator for demodulating digital data, comprising:
 receiving means for receiving a digital data signal;
 determining means for determining an amount of a fractional sample delay to be added to a demodulator's symbol sampling timing;
 implementing means for implementing the fractional sample delay; and
 demodulating means for demodulating the digital data signal.

ABSTRACT OF THE DISCLOSURE

A demodulator for demodulating digital data includes a receiver for receiving a digital data signal, a determining device to determine if a fractional sample delay added to a demodulator's symbol sampling timing would improve synchronization timing, an implementing device implementing the fractional sample delay if the determining device determines that a fractional sample delay would improve the demodulation synchronization timing, and a demodulating device for demodulating the digital data signal. A method for demodulating digital data includes the steps of receiving a digital data signal, determining if a fractional sample delay added to a demodulator's symbol sampling timing would improve synchronization timing, implementing the fractional sample delay if it is determined in the determining step that a fractional sample delay would improve the demodulation synchronization timing, and demodulating the digital data signal.
















Chemical structure	Yield (%)	mp (°C)	lit. mp (°C)	lit. yield (%)
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100
	100	100	100	100

Figure 1




Figure 2




Figure 3




Figure 4




Figure 5





Figure 6



DECLARATION FOR PATENT APPLICATION SOLE OR JOINT

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am an original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention titled:

System For Increasing Digital Data Demodulator Synchronization Timing Resolution Using Training Sequence Correlation Values

the specification of which is attached hereto.

I HEREBY STATE THAT I HAVE REVIEWED AND UNDERSTAND THE CONTENTS OF THE ABOVE-IDENTIFIED SPECIFICATION, INCLUDING THE CLAIMS.

I ACKNOWLEDGE THE DUTY TO DISCLOSE INFORMATION WHICH IS MATERIAL TO THE EXAMINATION OF THIS APPLICATION IN ACCORDANCE WITH TITLE 37, CODE OF FEDERAL REGULATIONS, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

(Number)	(Country)	(Day/Month/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No
(Number)	(Country)	(Day/Month/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No

I hereby claim the benefit under Title 35, United States Code, §120 of any United States applications listed below and, INsofar AS THE SUBJECT MATTER OF EACH OF THE CLAIMS OF THIS APPLICATION IS NOT DISCLOSED IN THE PRIOR UNITED STATES APPLICATION IN THE MANNER PROVIDED BY THE FIRST PARAGRAPH OF TITLE 35, UNITED STATES CODE, §112, I ACKNOWLEDGE THE DUTY TO DISCLOSE MATERIAL INFORMATION AS DEFINED IN TITLE 37, CODE OF FEDERAL REGULATIONS, §1.56(a) WHICH OCCURRED BETWEEN THE FILING DATE OF THE PRIOR APPLICATION AND THE NATIONAL OR PCT INTERNATIONAL FILING DATE OF THIS APPLICATION:

60/144,888	7/21/99	Pending
(Application Serial Number)	(Filing Date)	(STATUS: Patented, Pending, Abandoned)
(Application Serial Number)	(Filing Date)	(STATUS: Patented, Pending, Abandoned)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected herewith (List name and registration number).

(LIST SENIOR PATENT COUNSEL AND ATTORNEY HANDLING CASE WITH PATENT OFFICE REGISTRATION NUMBERS.)

Jeanne C. Suchodolski	Loria Yeadon	Robert Desmond
Name	Name	Name
34,936	35,063	38,430
Registration Number	Registration Number	Registration Number
John Donofrio	Larry Palguta	
Name	Name	Name
32,339	29,575	
Registration Number	Registration Number	Registration Number

SEND CORRESPONDENCE TO:

Jeanne C. Suchodolski
Honeywell International Inc.
P.O. Box 2245, 101 Columbia Road
Morristown, New Jersey 07962

DIRECT TELEPHONE CALLS TO:

Jeanne C. Suchodolski (425) 885-8509

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

FULL NAME OF SOLE OR FIRST INVENTOR Grant R. Griffin

INVENTOR'S SIGNATURE _____ Date _____

RESIDENCE 11223 W. 99th Place, Overland Park, KS 66214

CITIZENSHIP US

POST OFFICE ADDRESS Same

FULL NAME OF SECOND JOINT INVENTOR _____

INVENTOR'S SIGNATURE _____ Date _____

RESIDENCE _____

CITIZENSHIP _____

POST OFFICE ADDRESS _____

FULL NAME OF THIRD JOINT INVENTOR _____

INVENTOR'S SIGNATURE _____ Date _____

RESIDENCE _____

CITIZENSHIP _____

POST OFFICE ADDRESS _____

FULL NAME OF FOURTH JOINT INVENTOR _____

INVENTOR'S SIGNATURE _____ Date _____

RESIDENCE _____

CITIZENSHIP _____

POST OFFICE ADDRESS _____

FULL NAME OF FIFTH JOINT INVENTOR _____

INVENTOR'S SIGNATURE _____ Date _____

RESIDENCE _____

CITIZENSHIP _____

POST OFFICE ADDRESS _____
